mirror of
https://sourceware.org/git/glibc.git
synced 2025-11-18 14:01:04 +03:00
70ee250fb8
All ABIs save for sparcv9 and s390 defines it to __sync_synchronize, which can be mapped to __atomic_thread_fence (__ATOMIC_SEQ_CST). For Sparc, it uses a stricter #StoreStore|#LoadStore|#StoreLoad|#LoadLoad instead of the #StoreLoad generated by __sync_synchronize. For s390x, it defaults to a memory barrier where __sync_synchronize emits a 'bcr 15,0' (which the manual describes as pipeline synchronization). The barrier is used only in one place (pthread_mutex_setprioceiling), and using a stricter barrier for s390 is ok performance-wise. Co-authored-by: Wilco Dijkstra <Wilco.Dijkstra@arm.com> Reviewed-by: Wilco Dijkstra <Wilco.Dijkstra@arm.com>
45 lines
1.4 KiB
C
45 lines
1.4 KiB
C
/* Low-level functions for atomic operations. Mips version.
|
|
Copyright (C) 2005-2025 Free Software Foundation, Inc.
|
|
This file is part of the GNU C Library.
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Lesser General Public
|
|
License as published by the Free Software Foundation; either
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
|
License along with the GNU C Library. If not, see
|
|
<https://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef _MIPS_ATOMIC_MACHINE_H
|
|
#define _MIPS_ATOMIC_MACHINE_H 1
|
|
|
|
#include <sgidefs.h>
|
|
|
|
#if _MIPS_SIM == _ABIO32 && __mips < 2
|
|
#define MIPS_PUSH_MIPS2 ".set mips2\n\t"
|
|
#else
|
|
#define MIPS_PUSH_MIPS2
|
|
#endif
|
|
|
|
#if _MIPS_SIM == _ABIO32 || _MIPS_SIM == _ABIN32
|
|
#define __HAVE_64B_ATOMICS 0
|
|
#else
|
|
#define __HAVE_64B_ATOMICS 1
|
|
#endif
|
|
|
|
/* MIPS is an LL/SC machine. However, XLP has a direct atomic exchange
|
|
instruction which will be used by __atomic_exchange_n. */
|
|
#ifdef _MIPS_ARCH_XLP
|
|
# define ATOMIC_EXCHANGE_USES_CAS 0
|
|
#else
|
|
# define ATOMIC_EXCHANGE_USES_CAS 1
|
|
#endif
|
|
|
|
#endif /* atomic-machine.h */
|