1
0
mirror of https://github.com/InstLatx64/InstLatx64.git synced 2026-10-24 14:59:18 +03:00
InstLatx64 17be9a9793 2x 144-Core Intel Xeon 6766E CPUID dump
-- AMD Zen6 EPYC Verano codename added (EPYC 9006LP SB1 socket, LPDDR5X / SOCAMM2 support, [1], [2])
-- 2x 144-Core Intel Xeon 6766E (Sierra Forest-SP) A06F3 CPUID dump added (Crestmont core)
-- 8P+16E Intel Core Ultra 9 290HX Plus (Arrow Lake refresh, Lion Cove + Skymont) C0662 CPUID dump added
-- 56-Core Intel Xeon Platinum 8570, 3000 MHz (30 x 100) (Emerald Rapids) C06F2 CPUID dump refresh
[1]:https://www.amd.com/content/dam/amd/en/documents/epyc-business-docs/white-papers/amd-epyc-9006-server-cpus-architectural-leadership.pdf
[2]:https://www.dynatron.co/product-page/tbd
2026-10-04 10:36:35 +02:00
2025-11-16 17:59:02 +01:00
2026-02-08 16:13:45 +01:00
2015-11-06 16:18:29 +01:00

InstLatx64

Copy of instlatx64.atw.hu

Description
No description provided
Readme 85 MiB
Languages
HTML 100%