mirror of
https://sourceware.org/git/glibc.git
synced 2025-11-30 11:41:39 +03:00
7fec8a5de6
The 53807741fb added a configure check
for 64-bit atomic operations that were not previously enabled on some
32-bit ABIs.
However, the NPTL semaphore code casts a sem_t to a new_sem and issues
a 64-bit atomic operation for __HAVE_64B_ATOMICS. Since sem_t has
32-bit alignment on 32-bit architectures, this prevents the use of
64-bit atomics even if the ABI supports them.
Assume 64-bit atomic support from __WORDSIZE, which maps to how glibc
defines it before the broken change. Also rename __HAVE_64B_ATOMICS
to USE_64B_ATOMICS to define better the flag meaning.
Checked on x86_64-linux-gnu and i686-linux-gnu.
Reviewed-by: Wilco Dijkstra <Wilco.Dijkstra@arm.com>
38 lines
1.4 KiB
C
38 lines
1.4 KiB
C
/* Atomic operations. Sparc version.
|
|
Copyright (C) 2019-2025 Free Software Foundation, Inc.
|
|
This file is part of the GNU C Library.
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Lesser General Public
|
|
License as published by the Free Software Foundation; either
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
|
License along with the GNU C Library; if not, see
|
|
<https://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef _SPARC_ATOMIC_MACHINE_H
|
|
#define _SPARC_ATOMIC_MACHINE_H 1
|
|
|
|
#include_next <atomic-machine.h>
|
|
|
|
#ifdef __sparc_v9__
|
|
# define atomic_full_barrier() \
|
|
__asm __volatile ("membar #LoadLoad | #LoadStore" \
|
|
" | #StoreLoad | #StoreStore" : : : "memory")
|
|
# define atomic_read_barrier() \
|
|
__asm __volatile ("membar #LoadLoad | #LoadStore" : : : "memory")
|
|
# define atomic_write_barrier() \
|
|
__asm __volatile ("membar #LoadStore | #StoreStore" : : : "memory")
|
|
|
|
extern void __cpu_relax (void);
|
|
# define atomic_spin_nop() __cpu_relax ()
|
|
#endif
|
|
|
|
#endif /* _ATOMIC_MACHINE_H */
|