mirror of
https://sourceware.org/git/glibc.git
synced 2025-10-30 10:45:40 +03:00
5 lines
187 B
C
5 lines
187 B
C
/* 4 instruction cycles not accessing cache and TLB are needed after
|
|
trapa instruction to avoid an SH-4 silicon bug. */
|
|
#define NEED_SYSCALL_INST_PAD
|
|
#include_next <lowlevellock.h>
|