mirror of
				https://sourceware.org/git/glibc.git
				synced 2025-10-30 10:45:40 +03:00 
			
		
		
		
	In <sys/platform/x86.h>, define CPU features as enum instead of using the C preprocessor magic to make it easier to wrap this functionality in other languages. Move the C preprocessor magic to internal header for better GCC codegen when more than one features are checked in a single expression as in x86-64 dl-hwcaps-subdirs.c. 1. Rename COMMON_CPUID_INDEX_XXX to CPUID_INDEX_XXX. 2. Move CPUID_INDEX_MAX to sysdeps/x86/include/cpu-features.h. 3. Remove struct cpu_features and __x86_get_cpu_features from <sys/platform/x86.h>. 4. Add __x86_get_cpuid_feature_leaf to <sys/platform/x86.h> and put it in libc. 5. Make __get_cpu_features() private to glibc. 6. Replace __x86_get_cpu_features(N) with __get_cpu_features(). 7. Add _dl_x86_get_cpu_features to GLIBC_PRIVATE. 8. Use a single enum index for each CPU feature detection. 9. Pass the CPUID feature leaf to __x86_get_cpuid_feature_leaf. 10. Return zero struct cpuid_feature for the older glibc binary with a smaller CPUID_INDEX_MAX [BZ #27104]. 11. Inside glibc, use the C preprocessor magic so that cpu_features data can be loaded just once leading to more compact code for glibc. 256 bits are used for each CPUID leaf. Some leaves only contain a few features. We can add exceptions to such leaves. But it will increase code sizes and it is harder to provide backward/forward compatibilities when new features are added to such leaves in the future. When new leaves are added, _rtld_global_ro offsets will change which leads to race condition during in-place updates. We may avoid in-place updates by 1. Rename the old glibc. 2. Install the new glibc. 3. Remove the old glibc. NB: A function, __x86_get_cpuid_feature_leaf , is used to avoid the copy relocation issue with IFUNC resolver as shown in IFUNC resolver tests.
		
			
				
	
	
		
			68 lines
		
	
	
		
			2.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			68 lines
		
	
	
		
			2.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* Get x86 ISA level.
 | |
|    This file is part of the GNU C Library.
 | |
|    Copyright (C) 2020 Free Software Foundation, Inc.
 | |
| 
 | |
|    The GNU C Library is free software; you can redistribute it and/or
 | |
|    modify it under the terms of the GNU Lesser General Public
 | |
|    License as published by the Free Software Foundation; either
 | |
|    version 2.1 of the License, or (at your option) any later version.
 | |
| 
 | |
|    The GNU C Library is distributed in the hope that it will be useful,
 | |
|    but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 | |
|    Lesser General Public License for more details.
 | |
| 
 | |
|    You should have received a copy of the GNU Lesser General Public
 | |
|    License along with the GNU C Library; if not, see
 | |
|    <https://www.gnu.org/licenses/>.  */
 | |
| 
 | |
| #include <elf.h>
 | |
| #include <cpu-features.h>
 | |
| 
 | |
| /* Get GNU_PROPERTY_X86_ISA_1_BASELINE and GNU_PROPERTY_X86_ISA_1_V[234]
 | |
|    ISA level.  */
 | |
| 
 | |
| static unsigned int
 | |
| get_isa_level (const struct cpu_features *cpu_features)
 | |
| {
 | |
|   unsigned int isa_level = 0;
 | |
| 
 | |
|   if (CPU_FEATURE_USABLE_P (cpu_features, CMOV)
 | |
|       && CPU_FEATURE_USABLE_P (cpu_features, CX8)
 | |
|       && CPU_FEATURE_CPU_P (cpu_features, FPU)
 | |
|       && CPU_FEATURE_USABLE_P (cpu_features, FXSR)
 | |
|       && CPU_FEATURE_USABLE_P (cpu_features, MMX)
 | |
|       && CPU_FEATURE_USABLE_P (cpu_features, SSE)
 | |
|       && CPU_FEATURE_USABLE_P (cpu_features, SSE2))
 | |
|     {
 | |
|       isa_level = GNU_PROPERTY_X86_ISA_1_BASELINE;
 | |
|       if (CPU_FEATURE_USABLE_P (cpu_features, CMPXCHG16B)
 | |
| 	  && CPU_FEATURE_USABLE_P (cpu_features, LAHF64_SAHF64)
 | |
| 	  && CPU_FEATURE_USABLE_P (cpu_features, POPCNT)
 | |
| 	  && CPU_FEATURE_USABLE_P (cpu_features, SSE3)
 | |
| 	  && CPU_FEATURE_USABLE_P (cpu_features, SSSE3)
 | |
| 	  && CPU_FEATURE_USABLE_P (cpu_features, SSE4_1)
 | |
| 	  && CPU_FEATURE_USABLE_P (cpu_features, SSE4_2))
 | |
| 	{
 | |
| 	  isa_level |= GNU_PROPERTY_X86_ISA_1_V2;
 | |
| 	  if (CPU_FEATURE_USABLE_P (cpu_features, AVX)
 | |
| 	      && CPU_FEATURE_USABLE_P (cpu_features, AVX2)
 | |
| 	      && CPU_FEATURE_USABLE_P (cpu_features, F16C)
 | |
| 	      && CPU_FEATURE_USABLE_P (cpu_features, FMA)
 | |
| 	      && CPU_FEATURE_USABLE_P (cpu_features, LZCNT)
 | |
| 	      && CPU_FEATURE_USABLE_P (cpu_features, MOVBE))
 | |
| 	    {
 | |
| 	      isa_level |= GNU_PROPERTY_X86_ISA_1_V3;
 | |
| 	      if (CPU_FEATURE_USABLE_P (cpu_features, AVX512F)
 | |
| 		  && CPU_FEATURE_USABLE_P (cpu_features, AVX512BW)
 | |
| 		  && CPU_FEATURE_USABLE_P (cpu_features, AVX512CD)
 | |
| 		  && CPU_FEATURE_USABLE_P (cpu_features, AVX512DQ)
 | |
| 		  && CPU_FEATURE_USABLE_P (cpu_features, AVX512VL))
 | |
| 		isa_level |= GNU_PROPERTY_X86_ISA_1_V4;
 | |
| 	    }
 | |
| 	}
 | |
|     }
 | |
| 
 | |
|   return isa_level;
 | |
| }
 |