Joe Ramsay
4a9392ffc2
aarch64: Add vector implementations of exp routines
...
Optimised implementations for single and double precision, Advanced
SIMD and SVE, copied from Arm Optimized Routines.
As previously, data tables are used via a barrier to prevent
overly aggressive constant inlining. Special-case handlers are
marked NOINLINE to avoid incurring the penalty of switching call
standards unnecessarily.
Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com >
2023-06-30 09:04:26 +01:00
..
2023-05-18 14:55:27 +00:00
2023-01-06 21:14:39 +00:00
2022-03-23 17:11:56 +00:00
2023-02-01 08:42:11 -03:00
2023-01-06 21:14:39 +00:00
2023-03-29 14:33:06 -03:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2023-02-20 10:21:19 -03:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2022-02-02 22:37:20 +01:00
2021-07-02 11:45:00 +02:00
2021-07-22 18:38:10 +05:30
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2023-06-14 18:10:24 +02:00
2021-06-03 08:26:04 +02:00
2023-04-03 16:45:27 -03:00
2023-06-30 09:04:26 +01:00
2021-05-21 22:35:01 +02:00
2021-07-19 07:56:57 +02:00
2021-06-28 09:51:01 +02:00
2021-06-30 08:43:37 +02:00
2022-11-03 09:39:31 +01:00
2023-01-06 21:14:39 +00:00
2021-05-17 10:07:44 +02:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2021-03-26 13:36:17 -03:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2022-07-05 10:14:47 -03:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00
2023-02-01 08:42:11 -03:00
2023-05-23 11:59:23 +00:00
2021-05-17 10:07:44 +02:00
2023-01-06 21:14:39 +00:00
2023-01-06 21:14:39 +00:00