1
0
mirror of https://sourceware.org/git/glibc.git synced 2025-07-29 11:41:21 +03:00
Files
glibc/sysdeps/unix/sysv/linux/aarch64
Joe Ramsay 4a9392ffc2 aarch64: Add vector implementations of exp routines
Optimised implementations for single and double precision, Advanced
SIMD and SVE, copied from Arm Optimized Routines.

As previously, data tables are used via a barrier to prevent
overly aggressive constant inlining. Special-case handlers are
marked NOINLINE to avoid incurring the penalty of switching call
standards unnecessarily.

Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2023-06-30 09:04:26 +01:00
..
2023-02-01 08:42:11 -03:00
2023-02-20 10:21:19 -03:00
2021-06-03 08:26:04 +02:00
2021-06-30 08:43:37 +02:00
2021-05-17 10:07:44 +02:00
2021-03-26 13:36:17 -03:00
2023-02-01 08:42:11 -03:00
2021-05-17 10:07:44 +02:00