mirror of
				https://sourceware.org/git/glibc.git
				synced 2025-10-31 22:10:34 +03:00 
			
		
		
		
	Also, change sources.redhat.com to sourceware.org.
This patch was automatically generated by running the following shell
script, which uses GNU sed, and which avoids modifying files imported
from upstream:
sed -ri '
  s,(http|ftp)(://(.*\.)?(gnu|fsf|sourceware)\.org($|[^.]|\.[^a-z])),https\2,g
  s,(http|ftp)(://(.*\.)?)sources\.redhat\.com($|[^.]|\.[^a-z]),https\2sourceware.org\4,g
' \
  $(find $(git ls-files) -prune -type f \
      ! -name '*.po' \
      ! -name 'ChangeLog*' \
      ! -path COPYING ! -path COPYING.LIB \
      ! -path manual/fdl-1.3.texi ! -path manual/lgpl-2.1.texi \
      ! -path manual/texinfo.tex ! -path scripts/config.guess \
      ! -path scripts/config.sub ! -path scripts/install-sh \
      ! -path scripts/mkinstalldirs ! -path scripts/move-if-change \
      ! -path INSTALL ! -path  locale/programs/charmap-kw.h \
      ! -path po/libc.pot ! -path sysdeps/gnu/errlist.c \
      ! '(' -name configure \
            -execdir test -f configure.ac -o -f configure.in ';' ')' \
      ! '(' -name preconfigure \
            -execdir test -f preconfigure.ac ';' ')' \
      -print)
and then by running 'make dist-prepare' to regenerate files built
from the altered files, and then executing the following to cleanup:
  chmod a+x sysdeps/unix/sysv/linux/riscv/configure
  # Omit irrelevant whitespace and comment-only changes,
  # perhaps from a slightly-different Autoconf version.
  git checkout -f \
    sysdeps/csky/configure \
    sysdeps/hppa/configure \
    sysdeps/riscv/configure \
    sysdeps/unix/sysv/linux/csky/configure
  # Omit changes that caused a pre-commit check to fail like this:
  # remote: *** error: sysdeps/powerpc/powerpc64/ppc-mcount.S: trailing lines
  git checkout -f \
    sysdeps/powerpc/powerpc64/ppc-mcount.S \
    sysdeps/unix/sysv/linux/s390/s390-64/syscall.S
  # Omit change that caused a pre-commit check to fail like this:
  # remote: *** error: sysdeps/sparc/sparc64/multiarch/memcpy-ultra3.S: last line does not end in newline
  git checkout -f sysdeps/sparc/sparc64/multiarch/memcpy-ultra3.S
		
	
		
			
				
	
	
		
			126 lines
		
	
	
		
			3.5 KiB
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
			
		
		
	
	
			126 lines
		
	
	
		
			3.5 KiB
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
| /* Save and set current context.
 | |
|    Copyright (C) 2009-2019 Free Software Foundation, Inc.
 | |
|    This file is part of the GNU C Library.
 | |
| 
 | |
|    The GNU C Library is free software; you can redistribute it and/or
 | |
|    modify it under the terms of the GNU Lesser General Public
 | |
|    License as published by the Free Software Foundation; either
 | |
|    version 2.1 of the License, or (at your option) any later version.
 | |
| 
 | |
|    The GNU C Library is distributed in the hope that it will be useful,
 | |
|    but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 | |
|    Lesser General Public License for more details.
 | |
| 
 | |
|    You should have received a copy of the GNU Lesser General Public
 | |
|    License along with the GNU C Library.  If not, see
 | |
|    <https://www.gnu.org/licenses/>.  */
 | |
| 
 | |
| #include "ucontext-macros.h"
 | |
| 
 | |
| /* int swapcontext (ucontext_t *oucp, const ucontext_t *ucp) */
 | |
| 
 | |
| LEAF (__swapcontext)
 | |
| 	mv	t0, a1			/* Save ucp into t0.  */
 | |
| 
 | |
| 	SAVE_INT_REG (ra,   0, a0)
 | |
| 	SAVE_INT_REG (ra,   1, a0)
 | |
| 	SAVE_INT_REG (sp,   2, a0)
 | |
| 	SAVE_INT_REG (s0,   8, a0)
 | |
| 	SAVE_INT_REG (s1,   9, a0)
 | |
| 	SAVE_INT_REG (x0,  10, a0)	/* return 0 by overwriting a0.  */
 | |
| 	SAVE_INT_REG (s2,  18, a0)
 | |
| 	SAVE_INT_REG (s3,  19, a0)
 | |
| 	SAVE_INT_REG (s4,  20, a0)
 | |
| 	SAVE_INT_REG (s5,  21, a0)
 | |
| 	SAVE_INT_REG (s6,  22, a0)
 | |
| 	SAVE_INT_REG (s7,  23, a0)
 | |
| 	SAVE_INT_REG (s8,  24, a0)
 | |
| 	SAVE_INT_REG (s9,  25, a0)
 | |
| 	SAVE_INT_REG (s10, 26, a0)
 | |
| 	SAVE_INT_REG (s11, 27, a0)
 | |
| 
 | |
| #ifndef __riscv_float_abi_soft
 | |
| 	frsr a1
 | |
| 
 | |
| 	SAVE_FP_REG (fs0,   8, a0)
 | |
| 	SAVE_FP_REG (fs1,   9, a0)
 | |
| 	SAVE_FP_REG (fs2,  18, a0)
 | |
| 	SAVE_FP_REG (fs3,  19, a0)
 | |
| 	SAVE_FP_REG (fs4,  20, a0)
 | |
| 	SAVE_FP_REG (fs5,  21, a0)
 | |
| 	SAVE_FP_REG (fs6,  22, a0)
 | |
| 	SAVE_FP_REG (fs7,  23, a0)
 | |
| 	SAVE_FP_REG (fs8,  24, a0)
 | |
| 	SAVE_FP_REG (fs9,  25, a0)
 | |
| 	SAVE_FP_REG (fs10, 26, a0)
 | |
| 	SAVE_FP_REG (fs11, 27, a0)
 | |
| 
 | |
| 	sw	a1, MCONTEXT_FSR(a0)
 | |
| #endif /* __riscv_float_abi_soft */
 | |
| 
 | |
| /* rt_sigprocmask (SIG_SETMASK, &ucp->uc_sigmask, &oucp->uc_sigmask, _NSIG8) */
 | |
| 	li	a3, _NSIG8
 | |
| 	add	a2, a0, UCONTEXT_SIGMASK
 | |
| 	add     a1, t0, UCONTEXT_SIGMASK
 | |
| 	li	a0, SIG_SETMASK
 | |
| 
 | |
| 	li	a7, SYS_ify (rt_sigprocmask)
 | |
| 	scall
 | |
| 
 | |
| 	bltz	a0, 99f
 | |
| 
 | |
| #ifndef __riscv_float_abi_soft
 | |
| 	lw	t1, MCONTEXT_FSR(t0)
 | |
| 
 | |
| 	RESTORE_FP_REG (fs0,   8, t0)
 | |
| 	RESTORE_FP_REG (fs1,   9, t0)
 | |
| 	RESTORE_FP_REG (fs2,  18, t0)
 | |
| 	RESTORE_FP_REG (fs3,  19, t0)
 | |
| 	RESTORE_FP_REG (fs4,  20, t0)
 | |
| 	RESTORE_FP_REG (fs5,  21, t0)
 | |
| 	RESTORE_FP_REG (fs6,  22, t0)
 | |
| 	RESTORE_FP_REG (fs7,  23, t0)
 | |
| 	RESTORE_FP_REG (fs8,  24, t0)
 | |
| 	RESTORE_FP_REG (fs9,  25, t0)
 | |
| 	RESTORE_FP_REG (fs10, 26, t0)
 | |
| 	RESTORE_FP_REG (fs11, 27, t0)
 | |
| 
 | |
| 	fssr	t1
 | |
| #endif /* __riscv_float_abi_soft */
 | |
| 
 | |
| 	/* Note the contents of argument registers will be random
 | |
| 	   unless makecontext() has been called.  */
 | |
| 	RESTORE_INT_REG (t1,   0, t0)
 | |
| 	RESTORE_INT_REG (ra,   1, t0)
 | |
| 	RESTORE_INT_REG (sp,   2, t0)
 | |
| 	RESTORE_INT_REG (s0,   8, t0)
 | |
| 	RESTORE_INT_REG (s1,   9, t0)
 | |
| 	RESTORE_INT_REG (a0,  10, t0)
 | |
| 	RESTORE_INT_REG (a1,  11, t0)
 | |
| 	RESTORE_INT_REG (a2,  12, t0)
 | |
| 	RESTORE_INT_REG (a3,  13, t0)
 | |
| 	RESTORE_INT_REG (a4,  14, t0)
 | |
| 	RESTORE_INT_REG (a5,  15, t0)
 | |
| 	RESTORE_INT_REG (a6,  16, t0)
 | |
| 	RESTORE_INT_REG (a7,  17, t0)
 | |
| 	RESTORE_INT_REG (s2,  18, t0)
 | |
| 	RESTORE_INT_REG (s3,  19, t0)
 | |
| 	RESTORE_INT_REG (s4,  20, t0)
 | |
| 	RESTORE_INT_REG (s5,  21, t0)
 | |
| 	RESTORE_INT_REG (s6,  22, t0)
 | |
| 	RESTORE_INT_REG (s7,  23, t0)
 | |
| 	RESTORE_INT_REG (s8,  24, t0)
 | |
| 	RESTORE_INT_REG (s9,  25, t0)
 | |
| 	RESTORE_INT_REG (s10, 26, t0)
 | |
| 	RESTORE_INT_REG (s11, 27, t0)
 | |
| 
 | |
| 	jr	t1
 | |
| 
 | |
| 
 | |
| 99:	j	__syscall_error
 | |
| 
 | |
| PSEUDO_END (__swapcontext)
 | |
| 
 | |
| weak_alias (__swapcontext, swapcontext)
 |