lib/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2025-08-08 17:42:12 +03:00
Code Activity

S/390: Fix longlong.h inline asms for zarch

Browse Source
This commit is contained in:
Andreas Krebbel
2011-10-07 12:09:59 -04:00
committed by Ulrich Drepper
parent 42622229a9
commit 48693bea9e
2 changed files with 28 additions and 22 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
ChangeLog
View File

@@ -1,3 +1,8 @@
2011-10-04 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
* stdlib/longlong.h: Update from GCC. Fix zarch smul_ppmm and
sdiv_qrnnd.
2011-10-07 Ulrich Drepper <drepper@gmail.com> 2011-10-07 Ulrich Drepper <drepper@gmail.com>
* string/test-memcmp.c: Avoid unncessary #defines. * string/test-memcmp.c: Avoid unncessary #defines.

25
stdlib/longlong.h
View File

@@ -1,6 +1,6 @@
/* longlong.h -- definitions for mixed size 32/64 bit arithmetic. /* longlong.h -- definitions for mixed size 32/64 bit arithmetic.
Copyright (C) 1991, 1992, 1994, 1995, 1996, 1997, 1998, 1999, 2000, Copyright (C) 1991, 1992, 1994, 1995, 1996, 1997, 1998, 1999, 2000,
2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011
Free Software Foundation, Inc. Free Software Foundation, Inc.
This file is part of the GNU C Library. This file is part of the GNU C Library.
@@ -343,23 +343,24 @@ UDItype __umulsidi3 (USItype, USItype);
#else #else
#define smul_ppmm(xh, xl, m0, m1) \ #define smul_ppmm(xh, xl, m0, m1) \
do { \ do { \
register SItype r0 __asm__ ("0"); \ register SItype __r0 __asm__ ("0"); \
register SItype r1 __asm__ ("1") = m0; \ register SItype __r1 __asm__ ("1") = (m0); \
\ \
__asm__ ("mr\t%%r0,%3" \ __asm__ ("mr\t%%r0,%3" \
: "=r" (r0), "=r" (r1) \ : "=r" (__r0), "=r" (__r1) \
: "r" (r1), "r" (m1)); \ : "r" (__r1), "r" (m1)); \
(xh) = r0; (xl) = r1; \ (xh) = __r0; (xl) = __r1; \
} while (0) } while (0)
#define sdiv_qrnnd(q, r, n1, n0, d) \ #define sdiv_qrnnd(q, r, n1, n0, d) \
do { \ do { \
register SItype r0 __asm__ ("0") = n0; \ register SItype __r0 __asm__ ("0") = (n1); \
register SItype r1 __asm__ ("1") = n1; \ register SItype __r1 __asm__ ("1") = (n0); \
\ \
__asm__ ("dr\t%%r0,%3" \ __asm__ ("dr\t%%r0,%4" \
: "=r" (r0), "=r" (r1) \ : "=r" (__r0), "=r" (__r1) \
: "r" (r0), "r" (r1), "r" (d)); \ : "r" (__r0), "r" (__r1), "r" (d)); \
(q) = r0; (r) = r1; \ (q) = __r1; (r) = __r0; \
} while (0) } while (0)
#endif /* __zarch__ */ #endif /* __zarch__ */
#endif #endif