emul/libz80
emul/libz80
1
0
Fork 0
mirror of https://github.com/ggambetta/libz80.git synced 2025-04-18 18:44:02 +03:00
Code

Fix misc. source comments

Browse Source 
Found via `codespell -q 3 -L ba,daa`
This commit is contained in:
luz.paz 2019-10-09 11:08:33 -04:00
parent 0ab69c3101
commit 1751c01b85
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
CHANGES
View File

@ -64,7 +64,7 @@ RRD computes correct value and sets flags appropriately
RLD computes correct value and sets flags appropriately
SRA preserves bit 7
Fix RLC m, RRC m, RL m, RR m. They were doing a "rotate immediate," in effect.
DEC ss and INC ss increment the proper regster, and preserve flags.
DEC ss and INC ss increment the proper register, and preserve flags.
ADD IX,rr and ADD IY,rr set the flags propelry
SBC HL,pp sets the flags properly
ADC HL,pp and ADD HL,pp set the flags properly

2
z80.c
View File

@ -47,7 +47,7 @@
* For example, ADD and ADC are similar in syntax and operation - the difference is that ADC takes the carry flag
* into account.
*
* So we define a general operation doArithmetic(...) which accepts a boolean parameter specifying wheter to do
* So we define a general operation doArithmetic(...) which accepts a boolean parameter specifying whether to do
* a Carry-operation or not. Then, when we parse, we can say
*
* (ADD|ADC) ....

2
z80.h
View File

@ -59,7 +59,7 @@ typedef union
ushort AF, BC, DE, HL, IX, IY, SP;
} wr;
/** Byte registers. Note that SP can't be accesed partially. */
/** Byte registers. Note that SP can't be accessed partially. */
struct
{
byte F, A, C, B, E, D, L, H, IXl, IXh, IYl, IYh;