emul/fuse
1
0
Fork 0
mirror of https://git.code.sf.net/p/fuse-emulator/fuse synced 2026-01-27 01:41:34 +03:00
Code Activity
4,041 Commits 66 Branches 20 Tags
feature-131-embedded-python
Commit Graph

334 Commits

Author SHA1 Message Date
Philip Kendall
0fc0cdd40f Get F register correct after SCF/CCF (patch #408) (Sergio Baldoví). 2018-07-10 20:15:01 +01:00
Philip Kendall
cca7cd8ed2 Merge branch 'master' into feature-107-divmmc 2017-08-09 19:46:39 +01:00
Philip Kendall
4e6984ef2f Baby steps: copy DivIDE code to DivMMC. 
Will need to be refactored later to remove duplicated code.
 2017-07-21 23:08:52 +01:00
Fredrick Meunier
d80cacfe67 Check required version of libspectrum is available 
(part of bug #382)
 2017-07-19 20:16:46 +10:00
Fredrick Meunier
374eb7df56 Integrate patch into current Fuse infrastructure 2017-05-20 23:39:46 +10:00
Gergely Szasz
9c99d9b231 Add Multiface 1/128/+3 support 
From diff.mf_16.patch in [patches:#87]
 2017-05-20 20:04:58 +10:00
Philip Kendall
7c67220e48 Fix Z80 unit test 39 to test the right opcode (thanks, Gareth Adams). 2017-03-03 19:09:40 +00:00
Philip Kendall
b6ad06dea3 Expose MEMPTR and WZ (as a synonym) as Z80 debugger variables. 2017-01-13 20:13:46 +00:00
Philip Kendall
c1d2c14d0d Remove most of the MEMPTR TODOs (thanks, members of the "Z80 Assembly 
Programming On The ZX Spectrum" Facebook group).
 2017-01-12 19:49:56 +00:00
Philip Kendall
4e8e213363 Get/set MEMPTR when reading/writing a snapshot. 2017-01-10 21:13:06 +00:00
Philip Kendall
d59b79bd95 Implement MEMPTR on interrupt. 2017-01-07 21:34:26 +00:00
Philip Kendall
c1ab774a49 Implement MEMPTR for LD (IX/IY+dd), <something>. 2017-01-07 21:31:04 +00:00
Philip Kendall
1d78c8d850 Implement MEMPTR for LD register, (IX/IY+dd). 2017-01-07 21:25:07 +00:00
Philip Kendall
8a65cdb8cf Implement MEMPTR for all the DD/FD CB xx instructions. 2017-01-07 21:19:39 +00:00
Philip Kendall
7ee95e1965 Implement MEMPTR for INC/DEC (IX/IY+dd). 2017-01-07 21:02:48 +00:00
Philip Kendall
b8ca22f316 Implement MEMPTR for IX/IY + dd arithmetic / logical operations. 2017-01-07 20:57:21 +00:00
Philip Kendall
5fb28babc9 Implement MEMPTR for OTIR/OTDR. 2017-01-07 20:36:57 +00:00
Philip Kendall
3038b167c1 Implement MEMPTR for OUTI/OUTD. 2017-01-07 20:32:07 +00:00
Philip Kendall
b1fd592ad8 Implement MEMPTR for INIR/INDR. 2017-01-07 20:25:33 +00:00
Philip Kendall
c5ed473a2f MEMPTR is set with the original value of B on INI/IND. 2017-01-07 20:14:00 +00:00
Philip Kendall
82a62c7747 Implement MEMPTR for INI/IND. 2017-01-07 20:00:26 +00:00
Philip Kendall
456039e9e6 Implement MEMPTR for CPIR/CPDR. 2017-01-07 19:51:46 +00:00
Philip Kendall
ee37c047bc Implement MEMPTR after CPI/CPD. 2017-01-07 17:20:49 +00:00
Philip Kendall
a0dbbc7a6e Fix MEMPTR after LDIR/LDDR. 2017-01-07 17:14:45 +00:00
Philip Kendall
e7d7cc4da5 MEMPTR = PC + 1 after LDIR/LDDR, not MEMPTR = PC. 2017-01-07 13:23:29 +00:00
Philip Kendall
f8826f77ac Implement MEMPTR after LDIR/LDDR. 2017-01-07 13:19:47 +00:00
Philip Kendall
4aa1aa006f Implement MEMPTR after OUT (C),register. 2017-01-06 21:42:36 +00:00
Philip Kendall
72ed17f108 Implement MEMPTR after OUT (nn),A. 2017-01-06 21:34:01 +00:00
Philip Kendall
6cc2633946 Add TODO to check behaviour on a real Z80. 2017-01-06 21:26:51 +00:00
Philip Kendall
994f4cb4fa Implement MEMPTR after IN. 2017-01-06 20:54:00 +00:00
Philip Kendall
4791dc0f2b Implement MEMPTR after CALL and JP. 2017-01-06 20:35:54 +00:00
Philip Kendall
a3832bc3f5 Implement MEMPTR after RST. 2017-01-06 20:07:56 +00:00
Philip Kendall
ea95f9ea23 Implement MEMPTR after RET/RETI/RETN. 2017-01-06 20:06:45 +00:00
Philip Kendall
7076714347 After JR etc, MEMPTR should equal the final value of PC after increment. 2017-01-06 20:04:56 +00:00
Philip Kendall
4d7b649e2d Implement MEMPTR for DJNZ and JR [condition]. 2017-01-06 19:43:41 +00:00
Philip Kendall
da0a9e7cdb Implement MEMPTR for RLD and RRD. 2016-12-29 21:17:43 +00:00
Philip Kendall
40566b9173 Implement MEMPTR for SBC HL, REGPAIR. 2016-12-29 21:14:13 +00:00
Philip Kendall
ddf450e078 Implement MEMPTR for ADC HL, REGPAIR. 2016-12-29 21:08:50 +00:00
Philip Kendall
407b202745 Implement MEMPTR for ADD REGPAIR1, REGPAIR2. 2016-12-29 21:03:35 +00:00
Philip Kendall
da22207b3a Implement MEMPTR for EX (SP),REGPAIR. 2016-12-29 20:47:01 +00:00
Philip Kendall
0699044ffe Implement MEMPTR for LD REGPAIR,(nnnn). 2016-12-29 20:41:01 +00:00
Philip Kendall
2a9193a9f3 Implement MEMPTR for LD (nnnn),REGPAIR. 2016-12-29 20:34:59 +00:00
Philip Kendall
14b316f6dd LD A,(nnnn) sets MEMPTR to nnnn + 1, not nnnn. 2016-12-29 19:53:52 +00:00
Philip Kendall
f682b6a8ca Set MEMPTR after LD (BC),A and LD (DE),A opcodes. 2016-12-15 21:36:27 +00:00
Philip Kendall
aabc35535e Set MEMPTR after LD A,(BC) and LD A,(DE). 2016-12-15 21:20:02 +00:00
Philip Kendall
2dca935966 Set MEMPTR after LD (nnnn),A. 2016-12-15 20:23:12 +00:00
Philip Kendall
7f70aed0a7 Set MEMPTR after 0x3a LD A,(nnnn). 2016-12-15 20:12:38 +00:00
Philip Kendall
f77f69a9b6 Add tests for MEMPTR being copied to F register on BIT n,(HL) 
instructions.
 2016-12-15 19:57:34 +00:00
Philip Kendall
6243c654f2 Add MEMPTR to core test output format. 2016-12-15 19:43:02 +00:00
Philip Kendall
3145bfebf9 Add MEMPTR value to core test input file format. 2016-12-15 19:38:56 +00:00