mirror of
https://github.com/esp8266/Arduino.git
synced 2025-04-22 21:23:07 +03:00
138 lines
4.1 KiB
Plaintext
138 lines
4.1 KiB
Plaintext
00000000 <.literal>:
|
|
00000000 <xthal_set_region_attribute>:
|
|
00000000 <xthal_cache_coherence_optout>:
|
|
00000000 <xthal_get_ccount>:
|
|
00000008 <xthal_set_ccompare>:
|
|
00000014 <xthal_get_ccompare>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_set_soft_break>:
|
|
00000050 <xthal_remove_soft_break>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_disassemble_size>:
|
|
00000010 <xthal_disassemble>:
|
|
00000000 <xthal_debugexc_defhndlr_nw>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_bcopy>:
|
|
0000003c <xthal_memcpy>:
|
|
000000c8 <xthal_copy123>:
|
|
000000f9 <oneword>:
|
|
0000010d <cdone>:
|
|
00000000 <xthal_static_v2p>:
|
|
00000008 <xthal_static_p2v>:
|
|
00000000 <xthal_compare_and_set>:
|
|
0000000c <done>:
|
|
00000014 <xthal_get_prid>:
|
|
00000000 <xthal_spill_registers_into_stack_nw>:
|
|
00000004 <xthal_window_spill>:
|
|
00000000 <xthal_cache_coherence_off>:
|
|
00000000 <xthal_cache_coherence_on>:
|
|
00000000 <xthal_dcache_all_invalidate>:
|
|
00000000 <xthal_dcache_all_unlock>:
|
|
00000000 <xthal_dcache_all_writeback>:
|
|
00000000 <xthal_dcache_all_writeback_inv>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_dcache_is_enabled>:
|
|
00000000 <xthal_dcache_line_invalidate>:
|
|
00000000 <xthal_dcache_line_lock>:
|
|
00000000 <xthal_dcache_line_unlock>:
|
|
00000000 <xthal_dcache_line_writeback>:
|
|
00000000 <xthal_dcache_line_writeback_inv>:
|
|
00000000 <xthal_dcache_region_invalidate>:
|
|
00000000 <xthal_dcache_region_lock>:
|
|
00000000 <xthal_dcache_region_unlock>:
|
|
00000000 <xthal_dcache_region_writeback>:
|
|
00000000 <xthal_dcache_region_writeback_inv>:
|
|
00000000 <xthal_dcache_sync>:
|
|
00000000 <xthal_get_cache_prefetch>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_get_cacheattr>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_get_icacheattr>:
|
|
00000000 <xthal_icache_all_invalidate>:
|
|
00000000 <xthal_icache_all_unlock>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_icache_is_enabled>:
|
|
00000000 <xthal_icache_line_invalidate>:
|
|
00000000 <xthal_icache_line_lock>:
|
|
00000000 <xthal_icache_line_unlock>:
|
|
00000000 <xthal_icache_region_invalidate>:
|
|
00000000 <xthal_icache_region_lock>:
|
|
00000000 <xthal_icache_region_unlock>:
|
|
00000000 <xthal_icache_sync>:
|
|
00000000 <xthal_set_cache_prefetch>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_set_cacheattr>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_set_dcacheattr>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_set_icacheattr>:
|
|
00000000 <xthal_get_intenable>:
|
|
00000000 <xthal_get_interrupt>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_get_vpri>:
|
|
00000000 <xthal_set_intclear>:
|
|
00000000 <xthal_set_intenable>:
|
|
00000000 <xthal_set_intset>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_set_vpri>:
|
|
00000010 <xthal_set_vpri_common1>:
|
|
00000034 <xthal_set_vpri_intlevel>:
|
|
00000040 <xthal_set_vpri_lock>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_vpri_lock>:
|
|
0000001c <xthal_vpri_lock_done>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_vpri_unlock>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_get_int_vpri>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_get_vpri_locklevel>:
|
|
00000000 <xthal_intlevel_to_vpri>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_set_int_vpri>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_set_vpri_locklevel>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_set_tram_trigger_func>:
|
|
0000000c <xthal_tram_set_sync>:
|
|
00000040 <xthal_tram_pending_to_service>:
|
|
00000060 <xthal_tram_done>:
|
|
00000000 <xthal_null_func>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_int_disable>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_int_enable>:
|
|
00000000 <xthal_vpri_to_intlevel>:
|
|
00000000 <xthal_memep_inject_error>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_init_mem_cp>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_init_mem_extra>:
|
|
00000000 <xthal_get_cpenable>:
|
|
00000000 <xthal_invalidate_cp>:
|
|
00000000 <xthal_restore_cp0>:
|
|
00000000 <xthal_restore_cp1>:
|
|
00000000 <xthal_restore_cp2>:
|
|
00000000 <xthal_restore_cp3>:
|
|
00000000 <xthal_restore_cp4>:
|
|
00000000 <xthal_restore_cp5>:
|
|
00000000 <xthal_restore_cp6>:
|
|
00000000 <xthal_restore_cp7>:
|
|
00000000 <xthal_restore_cpregs>:
|
|
00000000 <xthal_restore_extra>:
|
|
00000000 <xthal_save_cp0>:
|
|
00000000 <xthal_save_cp1>:
|
|
00000000 <xthal_save_cp2>:
|
|
00000000 <xthal_save_cp3>:
|
|
00000000 <xthal_save_cp4>:
|
|
00000000 <xthal_save_cp5>:
|
|
00000000 <xthal_save_cp6>:
|
|
00000000 <xthal_save_cp7>:
|
|
00000000 <xthal_save_cpregs>:
|
|
00000000 <xthal_save_extra>:
|
|
00000000 <xthal_set_cpenable>:
|
|
00000000 <xthal_validate_cp>:
|
|
00000000 <.literal>:
|
|
00000000 <xthal_get_intpending_nw>:
|
|
0000006c <gipfail>:
|