From 9845deb2832bb28bf355d5ff652eb7908977b443 Mon Sep 17 00:00:00 2001 From: xsrf Date: Sun, 3 May 2020 22:00:18 +0200 Subject: [PATCH] Document USTX in USS/UxS not working as expected (#7265) Documentation that bit USTX in UART status register USS(u) / U0S / U1S is not mirroring TX level as expected but always reads 0, see issue #7256 Co-authored-by: Develo --- cores/esp8266/esp8266_peri.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/cores/esp8266/esp8266_peri.h b/cores/esp8266/esp8266_peri.h index 4d9b8406f..1445b22db 100644 --- a/cores/esp8266/esp8266_peri.h +++ b/cores/esp8266/esp8266_peri.h @@ -250,7 +250,7 @@ extern volatile uint32_t* const esp8266_gpioToFn[16]; #define UIFF 0 //RX FIFO Full //UART STATUS Registers Bits -#define USTX 31 //TX PIN Level +#define USTX 31 //TX PIN Level (Doesn't seem to work, always reads as 0 for both uarts. HW bug? Possible workaround: Enable loopback UxC0 |= 1<