mirror of
https://github.com/esp8266/Arduino.git
synced 2025-04-19 23:22:16 +03:00
Fix exception_causes.rst formatting
The RST spec does not appear to believe in intra-cell line continuation as appeared to be expected by the original author. Widen columns and unbreak words to fix output.
This commit is contained in:
Nathaniel Wesley Filardo
Ivan Grokhotkov
parent
fe6f3cc830
commit
2ffcb3e57b
@ -1,124 +1,95 @@
|
|||||||
Exception Causes (EXCCAUSE)
|
Exception Causes (EXCCAUSE)
|
||||||
===========================
|
===========================
|
||||||
|
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| EXCCAU | Cause Name | Cause Description | Required | EXCVAD |
|
| EXCCAUSE | Cause Name | Cause Description | Required | EXCVADDR |
|
||||||
| SE | | | Option | DR |
|
| Code | | | Option | Loaded |
|
||||||
| Code | | | | Loaded |
|
+==========+================================+=========================================+=============+==========+
|
||||||
+========+============+=========================================+===========+========+
|
| 0 | IllegalInstructionCause | Illegal instruction | Exception | No |
|
||||||
| 0 | IllegalIns | Illegal instruction | Exception | No |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | tructionCa | | | |
|
| 1 | SyscallCause | SYSCALL instruction | Exception | No |
|
||||||
| | use | | | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| 2 | InstructionFetchErrorCause | Processor internal physical address or | Exception | Yes |
|
||||||
| 1 | SyscallCau | SYSCALL instruction | Exception | No |
|
| | | data error during instruction fetch | | |
|
||||||
| | se | | | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| 3 | LoadStoreErrorCause | Processor internal physical address or | Exception | Yes |
|
||||||
| 2 | Instructio | Processor internal physical address or | Exception | Yes |
|
| | | data error during load or store | | |
|
||||||
| | nFetchErro | data error during instruction fetch | | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | rCause | | | |
|
| 4 | Level1InterruptCause | Level-1 interrupt as indicated by set | Interrupt | No |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| | | level-1 bits in the INTERRUPT register | | |
|
||||||
| 3 | LoadStoreE | Processor internal physical address or | Exception | Yes |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | rrorCause | data error during load or store | | |
|
| 5 | AllocaCause | MOVSP instruction, if caller’s | Windowed | No |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| | | registers are not in the register file | Register | |
|
||||||
| 4 | Level1Inte | Level-1 interrupt as indicated by set | Interrupt | No |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | rruptCause | level-1 bits in the INTERRUPT register | | |
|
| 6 | IntegerDivideByZeroCause | QUOS, QUOU, REMS, or REMU divisor | 32-bit | No |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| | | operand is zero | Integer | |
|
||||||
| 5 | AllocaCaus | MOVSP instruction, if caller’s | Windowed | No |
|
| | | | Divide | |
|
||||||
| | e | registers are not in the register file | Register | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| 7 | Reserved for Tensilica | | | |
|
||||||
| 6 | IntegerDiv | QUOS, QUOU, REMS, or REMU divisor | 32-bit | No |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | ideByZeroC | operand is zero | Integer | |
|
| 8 | PrivilegedCause | Attempt to execute a privileged | MMU | No |
|
||||||
| | ause | | Divide | |
|
| | | operation when CRING != 0 | | |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| 7 | Reserved | | | |
|
| 9 | LoadStoreAlignmentCause | Load or store to an unaligned address | Unaligned | Yes |
|
||||||
| | for | | | |
|
| | | | Exception | |
|
||||||
| | Tensilica | | | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| 10..11 | Reserved for Tensilica | | | |
|
||||||
| 8 | Privileged | Attempt to execute a privileged | MMU | No |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | Cause | operation when CRING != 0 | | |
|
| 12 | InstrPIFDateErrorCause | PIF data error during instruction fetch | Processor | Yes |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| | | | Interface | |
|
||||||
| 9 | LoadStoreA | Load or store to an unaligned address | Unaligned | Yes |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | lignmentCa | | Exception | |
|
| 13 | LoadStorePIFDataErrorCause | Synchronous PIF data error during | Processor | Yes |
|
||||||
| | use | | | |
|
| | | LoadStore access | Interface | |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| 10..11 | Reserved | | | |
|
| 14 | InstrPIFAddrErrorCause | PIF address error during instruction | Processor | Yes |
|
||||||
| | for | | | |
|
| | | fetch | Interface | |
|
||||||
| | Tensilica | | | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| 15 | LoadStorePIFAddrErrorCause | Synchronous PIF address error during | Processor | Yes |
|
||||||
| 12 | InstrPIFDa | PIF data error during instruction fetch | Processor | Yes |
|
| | | LoadStore access | Interface | |
|
||||||
| | taErrorCau | | Interface | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | se | | | |
|
| 16 | InstTLBMissCause | Error during Instruction TLB refill | MMU | Yes |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| 13 | LoadStoreP | Synchronous PIF data error during | Processor | Yes |
|
| 17 | InstTLBMultiHitCause | Multiple instruction TLB entries | MMU | Yes |
|
||||||
| | IFDataErro | LoadStore access | Interface | |
|
| | | matched | | |
|
||||||
| | rCause | | | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| 18 | InstFetchPrivilegeCause | An instruction fetch referenced a | MMU | Yes |
|
||||||
| 14 | InstrPIFAd | PIF address error during instruction | Processor | Yes |
|
| | | virtual address at a ring level less | | |
|
||||||
| | drErrorCau | fetch | Interface | |
|
| | | than CRING | | |
|
||||||
| | se | | | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| 19 | Reserved for Tensilica | | | |
|
||||||
| 15 | LoadStoreP | Synchronous PIF address error during | Processor | Yes |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | IFAddrErro | LoadStore access | Interface | |
|
| 20 | InstFetchProhibitedCause | An instruction fetch referenced a page | Region | Yes |
|
||||||
| | rCause | | | |
|
| | | mapped with an attribute that does not | Protection | |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| | | permit instruction fetch | or MMU | |
|
||||||
| 16 | InstTLBMis | Error during Instruction TLB refill | MMU | Yes |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | sCause | | | |
|
| 21..23 | Reserved for Tensilica | | | |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| 17 | InstTLBMul | Multiple instruction TLB entries | MMU | Yes |
|
| 24 | LoadStoreTLBMissCause | Error during TLB refill for a load or | MMU | Yes |
|
||||||
| | tiHitCause | matched | | |
|
| | | store | | |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| 18 | InstFetchP | An instruction fetch referenced a | MMU | Yes |
|
| 25 | LoadStoreTLBMultiHitCause | Multiple TLB entries matched for a load | MMU | Yes |
|
||||||
| | rivilegeCa | virtual address at a ring level less | | |
|
| | | or store | | |
|
||||||
| | use | than CRING | | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| 26 | LoadStorePrivilegeCause | A load or store referenced a virtual | MMU | Yes |
|
||||||
| 19 | Reserved | | | |
|
| | | address at a ring level less than CRING | | |
|
||||||
| | for | | | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | Tensilica | | | |
|
| 27 | Reserved for Tensilica | | | |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| 20 | InstFetchP | An instruction fetch referenced a page | Region | Yes |
|
| 28 | LoadProhibitedCause | A load referenced a page mapped with an | Region | Yes |
|
||||||
| | rohibitedC | mapped with an attribute that does not | Protectio | |
|
| | | attribute that does not permit loads | Protection | |
|
||||||
| | ause | permit instruction fetch | n | |
|
| | | | or MMU | |
|
||||||
| | | | or MMU | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| 29 | StoreProhibitedCause | A store referenced a page mapped with | Region | Yes |
|
||||||
| 21..23 | Reserved | | | |
|
| | | an attribute that does not permit | Protection | |
|
||||||
| | for | | | |
|
| | | | or MMU | |
|
||||||
| | Tensilica | | | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| 30..31 | Reserved for Tensilica | | | |
|
||||||
| 24 | LoadStoreT | Error during TLB refill for a load or | MMU | Yes |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | LBMissCaus | store | | |
|
| 32..39 | CoprocessornDisabled | Coprocessor n instruction when cpn | Coprocessor | No |
|
||||||
| | e | | | |
|
| | | disabled. n varies 0..7 as the cause | | |
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
| | | varies 32..39 | | |
|
||||||
| 25 | LoadStoreT | Multiple TLB entries matched for a load | MMU | Yes |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
| | LBMultiHit | or store | | |
|
| 40..63 | Reserved | | | |
|
||||||
| | Cause | | | |
|
+----------+--------------------------------+-----------------------------------------+-------------+----------+
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
|
||||||
| 26 | LoadStoreP | A load or store referenced a virtual | MMU | Yes |
|
|
||||||
| | rivilegeCa | address at a ring level less than CRING | | |
|
|
||||||
| | use | | | |
|
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
|
||||||
| 27 | Reserved | | | |
|
|
||||||
| | for | | | |
|
|
||||||
| | Tensilica | | | |
|
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
|
||||||
| 28 | LoadProhib | A load referenced a page mapped with an | Region | Yes |
|
|
||||||
| | itedCause | attribute that does not permit loads | Protectio | |
|
|
||||||
| | | | n | |
|
|
||||||
| | | | or MMU | |
|
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
|
||||||
| 29 | StoreProhi | A store referenced a page mapped with | Region | Yes |
|
|
||||||
| | bitedCause | an attribute that does not permit | Protectio | |
|
|
||||||
| | | stores | n | |
|
|
||||||
| | | | or MMU | |
|
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
|
||||||
| 30..31 | Reserved | | | |
|
|
||||||
| | for | | | |
|
|
||||||
| | Tensilica | | | |
|
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
|
||||||
| 32..39 | Coprocesso | Coprocessor n instruction when cpn | Coprocess | No |
|
|
||||||
| | rnDisabled | disabled. n varies 0..7 as the cause | or | |
|
|
||||||
| | | varies 32..39 | | |
|
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
|
||||||
| 40..63 | Reserved | | | |
|
|
||||||
+--------+------------+-----------------------------------------+-----------+--------+
|
|
||||||
|
|
||||||
Infos from Xtensa Instruction Set Architecture (ISA) Reference Manual
|
Infos from Xtensa Instruction Set Architecture (ISA) Reference Manual
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user